2TO-1449 REPRODUCED	ATTORNEY DOCKET NO. 2037.1004-007	APPLICATION NO. 10/645,330		
SUPPLEMENTAL INFORMATION DISCLOSURE CITATION IN AN APPLICATION August 18, 2004	FIRST NAMED INVENTOR Richard C. Foss	FILING DATE August 21	FILING DATE August 21, 2003	
	EXAMINER	CONFIRMATION NO. GROUP		
(Use several sheets if necessary)	Michael T. Tran	7565	2818	

		U	.S. PATENT DOCUMENTS			
EXAM- INER INI- TIAL	REF. NO.	DOCUMENT NUMBER Number-Kind Code (if known)  ISSUE DATE / PUBLICATION DATE MM-DD-YYY ISSUE DATE / PUBLICATION DATE		ATE	NAME OF PATENTEE OR APPLICA OF CITED DOCUMENT	
out	AC2	4,623,805 OTPE	11-18-1986 37:		Flora et al.	
	AD2	4,755,704 AUG 2.6 2004	07-05-1988 327		Flora et al.	
	AE2	4,338,569	07-06-1982 32	7 158	Petrich	
	AF2	4,338,569 4,604,582	08-05-1986 327	147	Strenkowski et al.	
	AG2	4,637,018	01-13-1987 714	700	Flora et al.	
	AH2	5,272,729	12-21-1993 375	371	Bechade et al.	
M	AI2	4,330,852	05-18-1982 769	221	Redwine et al.	
		A CONTRACTOR OF THE PROPERTY O				
-						
			·			
				-		
_						

EXAMINER	M.	TRAN	CONSIDERED /O	16	104	

PTO-1449 REPRODUCED	ATTORNEY DOCKET NO. 2037.1004-007	APPLICATION NO. 10/645,330		
SUPPLEMENTAL INFORMATION DISCLOSURE CITATION IN AN APPLICATION PE	FIRST NAMED INVENTOR Richard C. Foss	FILING DATE August 21,	FILING DATE August 21, 2003	
August 18, 2004 (Use several sheets if necessary) AUG 2 6 20C4	l al	CONFIRMATION NO. 7565	GROUP 2818	
T. J.	7			

	OTHER DOCOMENTS Ancluding Author, Title, Date, Pertinent Pages, Etc.)
MY AV	Hatakeyama, Atsushi, et al., "A 256Mb SDRAM Using a Register-Controlled Digital DLL," Fujitsu Limited, Kawasaki, Japan.
AW AW	Hatakeyama, Atsushi, et al., "A 256-Mb SDRAM Using a Register-Controlled Digital DLL," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 32, No. 11, pp. 1728-1734 (November 1997).
AX	Efendovich, Avner, et al., "Multifrequency Zero-Jitter Delay-Locked Loop," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 29, No. 1, pp. 67-70 (January 1994).
AY	Choi, Yunho, et al., "16Mbit Synchronous DRAM with 125Mbyte/sec Data Rate," 1993 Symposium on VLSI Circuits Digest of Technical Papers, pp. 65-66, (1993).
OLY AZ	Lee, Thomas H., et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM," IEEE International Solid-State Circuits Conference, Session 18, pp. 300-301 (February 18, 1994).
AR2	Takai, Yasuhiro, et al., "250 Mbyte/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 29, No. 4, pp. 426-431 (April 1994).
AS2	Choi, Yunho, et al., "16-Mb Synchronous DRAM with 125-Mbyte/s Data Rate," IEEE Journal of Solid-State Circuits, Vol. 29, No. 4, pp. 529-533 (April 1994).
OM P AT2	Takai, Y., et al., "250 Mbyte/sec Synchronous DRAM Using a 3-Stage-Pipelined Architecture," 1993 Symposium on VLSI Circuits Digest of Technical Papers, pp. 59-60, (1993).

EXAMINER	DATE CONSIDERED 19/17/
	18/14/8/
	19,11100
COCCU- COCCU- CONTRACTOR CONTRACT	